ABSTRACT

The rapid growth of device densities on silicon has made it feasible to deploy reconfigurable hardware as a highly parallel computing platform. However, one of the obstacles to the wider acceptance of this technology is its programmability. The application needs to be programmed in hardware description languages or an assembly equivalent, whereas most application programmers are used to the algorithmic programming paradigm. SA-C has been proposed as an expression-oriented language designed to implicitly express data parallel operations. The Morphosys project proposes an SoC architecture consisting of reconfigurable hardware that supports a data-parallel, SIMD computational model. This paper describes a compiler framework to analyze SA-C programs, perform optimizations, and automatically map the application onto the Morphosys architecture. The mapping process is static and it involves operation scheduling, processor allocation and binding, and register allocation in the context of the Morphosys architecture. The compiler also handles issues concerning data streaming and caching in order to minimize data transfer overhead. We have compiled some important image-processing kernels, and the generated schedules reflect an average speed-up in execution times of up to 6x compared to the execution on 800 MHz Pentium III machines.
1. Introduction

Computer architecture and microprocessor growth has resulted in rapid increase in both circuit densities and speed of VLSI systems. Some of the CPU-intensive applications that were previously feasible only on supercomputers have now entered the realm of workstations and PCs. Similarly, the viability of reconfigurable hardware has also increased greatly in the past decade. Such systems rely on the dynamic mapping of a program segment directly onto the hardware in order to take advantage of inherent data parallelism in the program. A common reconfigurable platform deployed widely today is the Field Programmable Gate Array (FPGA). FPGAs have the potential for a very large degree of parallelism as compared to traditional processors. Consequently, the performance achieved by FPGA-based reconfigurable architectures can potentially be several orders of magnitude greater than that of processor-based alternatives for some applications.

One of the application domains that can realize the advantages of reconfigurable computing systems is image processing. A typical image-processing application is characterized by inherent data parallelism and regular data structures with regular access patterns. Such applications are well suited for execution on reconfigurable hardware.

However, fine-grained (or LUT-based) reconfigurable platforms like FPGAs have a number of inherent disadvantages:

• Difficulty of programmability: In most cases, reconfigurable computing systems still require the manual translation of a program into a circuit using a hardware description language (HDL). This process is a significant hindrance to the wider acceptance of this technology by application program developers, since most of them are used to expressing the application at the algorithmic level in some high-level programming language.

• Logic Granularity: FPGAs are designed for logic replacement. Consequently, for applications where the data path is coarse-grained (8 bits or more), the performance on FPGAs is inefficient.

• Compilation and Reconfiguration Time: Applications meant to execute on FPGAs are typically written in a hardware description language like VHDL or Verilog. Mapping such code onto FPGAs has to go through a number of compilation passes which include logic synthesis, technology mapping, and placing and routing on the target FPGA. This process takes from a few hours to days for some applications.

As a result, many coarse-grained (or ALU-based) reconfigurable systems [1-6] have been proposed as an alternative between FPGA-based systems and fixed logic CPUs. The reconfigurable computing element in such systems is typically a custom computing hardware that is (usually) deployed as a co-processor.

The research work in this paper addresses the problem of compiling a program written in a high-level language, SA-C, to a coarse-grained reconfigurable architecture, Morphosys. The Morphosys architecture, consists of a general-purpose processor core and an array of ALU-based reconfigurable processing elements.

The remainder of this section presents some background for this work, including a brief overview of reconfigurable computing architectures, the SA-C language, the Morphosys
architecture, and some previous relevant research. Section 2 presents a brief description of the
approach to compilation adopted in this work. Section 3 describes the entire mapping process in
detail. Section 4 presents the performance evaluation of the compiler-generated code. Finally, the
last section presents the conclusions and possible future directions.

1.1 Reconfigurable Computing Systems
The main idea behind reconfigurable computing is to avoid the “von Neumann bottleneck” (the
limited bandwidth between processor and memory) by mapping computation directly into
hardware. Such a system also has the ability to dynamically change the hardware logic that it
implements. Hence, an application can be temporally partitioned for execution on the hardware.
After one partition completes its execution the hardware is reconfigured to execute the next
partition. Thus, system designers can execute more hardware than they have gates to fit. Reconfigurable computing systems represent an intermediate approach between Application
Specific Integrated Circuits (ASICs) and general-purpose processors.

The most common way to deploy reconfigurable computing systems is to combine a
reconfigurable hardware-processing unit with a software programmable processor. Reconfigurable processors have been widely associated with Field Programmable Gate Array
(FPGA)-based system designs. An FPGA consists of a matrix of programmable logic cells with a
grid of interconnect lines running between them. In addition, there are I/O pins on the perimeter
that provide an interface between the FPGA and the interconnect lines and the chip’s external
pins.

However, reconfigurable hardware is not limited to FPGAs. Several projects have investigated
and successfully built systems where the reconfiguration is coarse-grained and is performed
within a processor or amongst processors. In such cases the reconfigurable unit is a specialized
hardware architecture that supports dynamic logic reconfiguration.

1.2 The SA-C Language
SA-C [7-13] is a single assignment language with functional features. It was originally designed
for automatic compilation to fine-grained reconfigurable platforms like FPGAs. The language
borrows much of C’s syntax and expression-level semantics, so that it is accessible to the
common C programmer. It has been designed with the following objectives:

- Easy expression of image processing applications with a high degree of abstraction
- Efficient compilation to hardware: The language constructs are such that they expose the
  inherent parallelism in the program

The main features of SA-C can be summarized as follows:

- It is an expression-oriented language. Hence, every construct in the language will have to
  return a value. Alternatively, every statement in the language is an assignment statement.
- Its data types support variable bit-width precision for integer and fixed-point numbers.
- The arrays in SA-C are true multi-dimensional arrays. Hence, any plane, slice, row,
column, window or element of the array can be accessed directly.
• The language is based on single-assignment. This means that variables cannot be re-assigned. This feature makes it possible for the compiler to perform extensive optimizations when mapping algorithms to hardware.

• There are no pointers in SA-C. However, since the language supports such flexible array accessing patterns, other features of the language have satisfied the usefulness of pointers. A number of standard image processing applications, libraries and benchmarks have been written in SA-C in spite of this restriction.

• SA-C does not support recursion. This feature ensures that the algorithms can be easily mapped to hardware. Moreover, all tail recursions can be converted to iterative constructs.

• Multiple-value returns and assignments. In addition to being expression-oriented, the language allows multiple values to be returned from an expression/statement.

• Image Processing Reduction Operators. The language supports a number of useful image processing reduction operators (like histogram, median etc) that can be applied to loops and arrays.

• Loops in SA-C are the most commonly used constructs. They are very particular in that they tend to inherently specify how the loop may traverse a particular array and what kind of parallel operations it performs. The next section describes SA-C loops in a little more detail.

A compiler for SA-C has been developed that maps applications to multi-FPGA based systems. The SA-C compiler supports a wide range of optimizations aimed at producing an efficient hardware execution model. This is achieved by re-using previous computations, eliminating unnecessary computations, reducing the storage area required on the FPGA, reducing the number of reconfigurations, exploiting the locality of data and therefore reducing the required data bandwidth from the host to the FPGA, and finally improving the clock rate of the circuit. These include traditional optimizations such as constant folding, operator strength reduction, dead code elimination, invariant code motion and common sub-expression elimination. Other optimizations have been either developed or adapted from vectorizing and parallelizing compilers as well as synthesis tools [38]. These include bit-width narrowing, loop unrolling, stripmining and loop fusion.

1.2.1. SA-C Loops
Every loop in SA-C has three components to it – the loop generator, the loop body and the loop collector. A loop generator specifies what values are generated in each iteration, and how many iterations the loop will perform. The loop collector generates a return value for the loop expression, by combining, in various ways, values that are produced within the loop. This makes SA-C loops particularly conducive to data-streaming kernels, like compression/decompression, which tend to have the same profile.

There are 2 main types of loop generators – array-element and window generators. An element generator produces a single scalar value from the source array per iteration. A window generator produces a sub-array (of specified size) of the same dimensions as the source image per iteration. Fig. 1.1 shows how a window generator in SA-C works. The example shows windows of size 3x3 being generated from a source array (Image) of size 4x5. Shaded portions of Fig 1.1(b)
represent the different windows generated in different iterations (the figure does not show all the iteration windows).

\[
\text{for window } w[3,3] \text{ in Image}
\]

(a)

(b)

Fig 1.1: (a) Syntax of a SA-C loop generating 3x3 windows from the source array, *Image* (b) The shaded portion of *Image* represents the value of \( w \) in various iterations

Every loop in SA-C must return one or more values that are described by the loop’s collectors. There are two kinds of collectors – *ConstructArrayCollector* and *ReductionCollector*. A *ConstructArrayCollector* returns an array whose elements correspond to results from each iteration of the loop execution. A *ReductionCollector* applies some sort of an arithmetic reduction operation (like sum, product etc.) on the range of values produced from each iteration, and returns the reduced value.

1.3 The Morphosys Architecture

Morphosys [1,14,15] is a model for reconfigurable computing systems that is targeted at applications with inherent data parallelism, high regularity and high throughput information. Most applications that fit this profile fall under the domain of image processing.

Fig 1.2: The Morphosys Architecture

The Morphosys architecture consists of five main components – the Tiny RISC processor core, the Reconfigurable Cell Array (RC Array), the context memory, the frame buffer and the DMA
(Direct Memory Access) controller. In this section, we briefly describe these components. For more details, please refer [3].

1.3.1. Tiny RISC
Tiny RISC is a MIPS-like processor with a 4-stage pipeline. It has 16 x 32-bit registers and three functional units – a 32-bit ALU, a 32-bit shift unit and a memory unit. An on-chip data cache memory reduces accesses to external memory. The Tiny RISC processor handles general-purpose operations and controls the execution of the RC Array through special instructions added to its ISA [14]. Through DMA instructions, it also initiates all data transfers to and from the frame buffer, and the loading of configuration programs into the Context Memory. RC Array instructions specify one of the internally stored configuration programs and how it is broadcast to the RC Array. The Tiny RISC processor is not intended to be used as a stand-alone, general-purpose processor. Although Tiny RISC performs sequential tasks of the application, performance is mainly determined by data-parallel processing in the RC Array.

1.3.2. RC Array
The RC Array consists of an 8x8 matrix of processing elements called the reconfigurable cells. Each RC cell consists of an ALU-Multiplier, a shift unit, input multiplexers, and the context register. In addition to standard arithmetic and logical operations, the ALU-Multiplier can perform a multiply-accumulate operation in a single cycle. The input multiplexers select from one of several inputs for the ALU-Multiplier:

1. One of the four nearest neighbors in the RC Array,
2. Other RCs in the same row/column within the same RC Array quadrant,
3. The operand data bus, or
4. The internal register file.

The context register provides control signals for the RC components through the context word. The bits of the context word directly control the input multiplexers, the ALU/Multiplier and the shift unit. The context word determines the destination of a result, which can be a register in the register file and/or the express lane buses. The context word also has a field for an immediate operand value.

1.3.3. Context Memory
The Context Memory stores the configuration program (the contexts) for the RC Array. It is logically organized into two partitions, called Context Block 0 and Context Block 1. Each Context Block is logically subdivided into eight further partitions, called Context Sets.

Context words are broadcast to the RC Array on a row/column basis. Context words from Context Block 0 are broadcast along the rows, while context words from Context Block 1 are broadcast along the columns. Within Context Block 0 (1), Context Set $n$ is associated with row (column) $n$, $0 \leq n \leq 7$, of the RC Array. Context words from a Context Set are sent to all RCs in the corresponding row (column). All RCs in a row (column) receive the same context word and therefore perform the same operation. It is also possible to selectively enable a single context set (and therefore, row/column) to be active in any given clock cycle. This demonstrates the SIMD/MIMD hybrid model of the RC Array. It supports SIMD-style execution within each row/column, while different rows (columns) can execute different operations.
1.3.4. Frame Buffer
This is a streaming buffer and is part of a high-speed memory interface. It has two sets and two banks. It enables streamlined data transfers between the RC Array and main memory, by overlapping computation with data load and store, alternately using the two sets.

The frame buffer is an internal data memory logically organized into two sets, called Set 0 and Set 1. Each set is further subdivided into two banks, Bank A and Bank B. A 128-bit operand bus carries data operands from the Frame Buffer to the RC Array. This bus is connected to the RC Array columns, allowing eight 16-bit operands to be loaded into the eight cells of an RC Array row/column (i.e., one operand for each cell) in a single cycle. Therefore, the whole RC Array can be loaded in eight cycles.

The operand bus has a single configuration mode, called interleaved mode. In this mode the operand bus carries data from the Frame Buffer banks in the order A0, B0, A1, B1, ..., A7, B7, where An and Bn denote the nth byte from Bank A and Bank B, respectively. Each cell in an RC Array column receives two bytes of data, one from Bank A, and the other from Bank B. Results from the RC Array are written back to the Frame Buffer through a special “result bus”.

1.3.5. DMA Controller
The DMA controller performs data transfers between the Frame Buffer and the main memory. It is also responsible for loading contexts into the Context Memory. The Tiny RISC core processor uses DMA instructions to specify the necessary data/context transfer parameters for the DMA controller.

1.4 Related Research
Computing systems with reconfigurable architectures can be classified by the kind of reconfigurable computing fabric that they use. LUT-based reconfigurable fabrics, like Field Programmable Gate Arrays (FPGAs), have been widely used in many research efforts [10,16-18]. There has also been significant work in the area of non-FPGA based reconfigurable computing architectures in which the reconfigurable computing element is a custom-computing hardware.

1.4.1. Compiling to FPGA-based systems
Many research efforts have focused on trying to automatically map algorithms that are written in a high-level language to FPGAs. Some of this work has focused on defining a new language that can be more easily mapped to FPGAs, while still maintaining the level of abstraction that is important to algorithm writers. In most of the work in this field, the main focus of the compiler is to partition the high-level algorithms first temporally, and then spatially, in order to fit them on the FPGAs for execution. A brief review of this work follows.

In[19,20], the approach is to generalize the reconfigurable elements of the architecture. The base platform is a multi-FPGA system (Annapolis MicroSystems WildForce platform). The resources available in this base architecture can be parameterized through an architectural description file. The system consists of a host processor and the reconfigurable system as specified above. The source language is Graph Description Language (GDL) which is closer to the data flow graph representation of the program and is intended to be an intermediate form as opposed to a human
interface. Given the source (GDL) program and the resource constraints as input, the compiler temporally partitions the program to satisfy resource constraints. Spatial partitioning will then map the partitions produced by temporal partitioning onto the multiple FPGAs. Simulated annealing algorithms are used to select the most desirable partitions.

Streams-C [21] is a restricted version of C. The framework proposes a compilation system, based on the SUIF compiler infrastructure, for automated mapping of algorithms onto FPGAs. There is particular emphasis on extensions that facilitate the expression of communication between parallel processes.

In [22], the approach is to leverage parallelizing compiler technology based on the Stanford SUIF compiler. The architecture is made of a general-purpose processor (GPP) core and several configurable computing units (CCUs). The source program can be either C or MATLAB. The compiler identifies those portions of the program that can be executed on the CCUs and partitions the program accordingly based on resource and timing requirements. The code that can be executed on the CCUs is usually identified as parallelizing loops and vector-style SIMD computations. Each partition is then scheduled to execute on the CCUs and control for the partition is usually a finite state machine (FSM) that executes on the GPP.

There have been many research efforts aimed at mapping algorithms to FPGAs. These efforts focus on a specific problem in the mapping process and propose heuristics and algorithms that attempt to optimally solve these problems.

The NIMBLE [16] compiler is a framework for compiling C code to VHDL targeted at FPGAs. The work addresses the problem of temporal partitioning of applications intended to run on FPGAs as a hardware-software partitioning problem. The NIMBLE compiler is designed to preprocess the application to extract candidate loops (kernels) that can be scheduled to execute on the FPGAs. In addition to preprocessing, profiling the kernels is necessary to determine the optimizations that are best suited for the targeted hardware. The work proposes a heuristic algorithm to select from the candidate kernels those that will execute on the FPGAs and those that will execute on the general-purpose host CPU, such that the execution time for the whole application is minimized.

In [23], the work addresses the problem of mapping loop constructs to a generic reconfigurable architecture. In particular, the approach aims at minimizing reconfiguration overhead by optimally scheduling the reconfigurations. The loop is represented as a kernel with a set of operations each of which is associated with a configuration cost. The work is aimed at coming up with an optimal solution that searches the solution space in polynomial time using dynamic programming.

On a related front, [18] proposes a model to perform near-optimal temporal partitioning of a given application that is intended to execute on a multi-FPGA system like the AMS WildForce board. The application is specified as a task graph, which is really a dataflow graph whose nodes represent tasks/operations with given execution latencies. The target reconfigurable hardware is parameterized in terms of resource constraints and reconfiguration costs. Integer Linear Programming Model is used to find near-optimal (in terms of execution time) temporal partitions of the application that can be mapped to the target hardware.
1.4.2. Compiling to Non-FPGA based Systems

Most non-FPGA systems are based on a special configurable computing hardware component that is generally attached as a co-processor to a general-purpose core processor. Compiling to this kind of system is not as generic a problem as compiling to FPGA-based systems because FPGAs have almost become standard hardware elements. In non-FPGA based systems, the reconfigurable computing element would pose special problems that are specific to the concerned hardware. Hence, the compilation approach needs to be closely related to the kind of reconfigurable architecture.

The Garp [24,4] architecture consists of a general-purpose architecture and a reconfigurable array of computing elements (configurable logic blocks or CLBs), and is designed to function as a general-purpose architecture. This approach draws heavily from compiling techniques for VLIW processors. The compiler aims at exploiting fine-grained parallelism in applications by scheduling frequently executed instruction sequences (the trace-scheduling technique from VLIW compilers) for execution on the array. The source program is converted to an equivalent data flow graph, which is then partitioned into modules and hyperblocks, which are a group of basic blocks that expose ILP. This data flow graph is further optimized and is implemented as a fully spatial network of modules in the array; hence, every operation gets its own hardware. Further compiler analysis is performed which can then pipeline loops and add pipeline registers where necessary.

CHIMAERA [6,25] is a RISC processor with a reconfigurable functional unit (RFU). The compiler recognizes frequently executed sequences of instructions that can be performed on the RFU, and creates new operations (RFUOPs) based on them. To do this, three important compiler optimizations are performed – control localization (to remove branches), SIMD within a register (to maximize parallelism by identifying loop bodies and optimizing the data access within the loop) and finally, frequently executed basic blocks are transformed into an RFUOP.

PipeRench [5] is an interconnection network of configurable logic and storage elements. The PipeRench compiler introduces the idea of pipelined reconfiguration in which the application’s virtual pipe stages are first analyzed and then optimally mapped to the architecture’s physical pipe stages to maximize execution throughput. The source language, Dataflow Intermediate Language (DIL), is characterized by the single-assignment paradigm and configurable bit-widths. The compiler flattens the application’s dataflow graph and then uses a greedy place-and-route algorithm (that runs in polynomial time) to map the application onto the reconfigurable fabric.

The RAW microarchitecture [3,26] is a set of interconnected tiles, each of which contains its own program and data memories, ALUs, registers, configurable logic and a programmable switch that can support both static and dynamic routing. The tiles are connected with programmable, tightly integrated interconnects. The proposed compiler is meant to partition program execution into multiple, coarse-grained parallel regions. Each parallel region may execute on a collection of tiles. The size and the number of these regions are determined by compiler analyses that take into account the resource restrictions. Then, static schedules are generated for each such execution thread. These schedules are designed to exploit fine-grained parallelism and minimize communication latencies. The compiler is implemented using the Stanford SUIF compiler infrastructure.
The RaPiD architecture [2,27] is a field-programmable architecture that allows pipelined computational structures to be created from a linear array of ALUs, registers and memories. These are interconnected and controlled using a combination of static and dynamic control. RaPiD-C is proposed as a programming language to specify the application that is to be executed on the RaPiD architecture. The language, however, requires the programmer to explicitly specify the parallelism, data movement and partitioning. Hence, partitioning is inherent in the language itself – outer loops specify time and inner loops specify space. It turns out that an application written in RaPiD-C is very close to a structural, hardware description of the algorithm. Hence, compiling a RaPiD-C program essentially involves mapping this RaPiD-C description onto a complete structural description consisting entirely of components in the target architecture.

In [28] the author describes techniques for mapping loops onto a generic coarse-grain reconfigurable array that would be implemented in a compiler. The objective of these techniques is to minimize the cost of memory access operations by registering reusable data on the array.

1.4.3. Other Work
Kennedy et. al. [29] have focused on automatic translation of Fortran programs to Fortran 8x programs that are meant to be executed on vector computers like Cray-1. Fortran 8x allows the programmer to explicitly specify vector and array operations. Although their work is similar to our work with respect to exploiting implicit SIMD parallelism, the architecture of vector computers is very different from the Morphosys architecture. In particular, the reconfigurable element of Morphosys is an array (RC Array) of processors. Each processor of the array has its own register file, which can be accessed by other processors via an interconnection network. Hence, issues in instruction scheduling and register allocation are more complex.

1.4.4. Our Work
Our compiler is different from these in that it focuses on automatically mapping an application written in a high-level language to a coarse-grained, ALU-based reconfigurable architecture that supports a hybrid SIMD/MIMD computational model. It is designed to accelerate streaming multimedia applications on this target architecture. In such applications, data streams through some kernel, which performs certain transformations, and the results are streamed out. The kernel transformations are typically applied uniformly on each element of the input data window. Given the SIMD/MIMD model that Morphosys offers, our compiler attempts to schedule the kernel such that it can benefit from this architecture. The schedule is complete in the sense that it specifies the order of operations (or context execution), and it dynamically configures the datapath while being constrained by resource availability. In addition, the compiler overlaps data streaming with kernel computation, in order to achieve more parallelism. It is a fully automatic, end-to-end compiler that has been built completely from scratch.

We have targeted the Morphosys architecture because we feel that the constructs of the SA-C language correlate with the execution model of Morphosys. Presently, the Morphosys architecture can only be hand-programmed using Morphosys assembly codes. Writing the assembly for large applications is tedious, and this inhibits the wider acceptance of the Morphosys architecture. Our compiler attempts to bridge this gap by making the Morphosys architecture available to the application programmer.
2. Compiler Framework Overview

The main focus of this work is to build a compiler framework to translate SA-C programs into an execution schedule that can be mapped to the Morphosys reconfigurable architecture. A typical image-processing application consists of a number of kernels, or loops. A kernel is, typically, a set of computationally intensive operations performed in a loop. We focus on synthesizing each such kernel for execution on the reconfigurable element. The result of the synthesis is an execution schedule for the internal operations within, and the configuration memory requirements for the kernel. This will provide the execution characteristics (execution latency and configuration memory requirements) for each kernel in the program.

The mapping process itself is similar in nature to the architectural synthesis of algorithms. Each loop is analyzed as a set of operations which require a certain number of resources for execution. Algorithms that perform operation scheduling, processor binding, and register allocation in the context of the Morphosys computational model are applied to produce a complete execution schedule.

Data transfer and caching can make a significant difference in the overall execution of the program. The compiler uses a simple strategy to pre-fetch data, so as to overlap most data fetching and storing with computation.

The compiler is evaluated by comparing the execution times of some common image-processing kernels on Morphosys to execution on an 800 MHz Pentium III. An average speed-up of 6x is observed among the benchmarks used.

The compiler presented here aims at maximizing the benefits of the computation model presented by the Morphosys architecture, under the restrictions and resource constraints presented by the architecture and the language.

This work concentrates on producing an instruction schedule that exploits the SIMD computational model of Morphosys, and identifies and exploits parallelism at a fine- and coarse-grained level. The focus of the compiler is to build a framework to map a single kernel onto the reconfigurable hardware for efficient execution. This objective is orthogonal to those addressed in [16], where the focus is on optimal inter-kernel scheduling. Also, the techniques proposed in [5,2] can be used to optimally pipeline the schedule generated by our compiler.

The compiler takes a SA-C source program as input and generates two files as output – the Tiny RISC assembly code and the configuration contexts, which represent the list of operations that will be performed by the RC Array during the execution of the program. These contexts are stored in the context memory of the Morphosys architecture. The Tiny RISC instruction set architecture (ISA) contains instructions to direct the rows/columns of the RC Array to perform the operation represented by a particular context. The Tiny RISC assembly code that is generated will contain such instructions that will control the execution flow of the RC Array based on the contexts that are generated. Hence, the Tiny RISC assembly code represents the control code that drives the execution of the whole program, while the configuration contexts are just a list of the operations that need to be performed by the RC Array to execute the given program. This section briefly describes the entire compilation process.
2.1 Flow of Compilation
Code partitioning determines which segments of the program will execute on the RC Array and which will execute on the Tiny RISC processor. The focus of this work is to completely map a given kernel (Fig. 2.1) for execution on the RC Array. All sequential code (outside loops) and code for synchronization and control are mapped for execution on the Tiny RISC.

Fig. 2.2 shows the flow of compilation. The right-side branch of compilation after code partitioning (Fig. 2.2) represents the compilation of code that is not within loops. This phase of code generation is, essentially, similar to that of traditional compilers. The left-hand branch represents the heart of this compiler. The process of generating the detailed execution schedule is referred to as “loop synthesis” throughout this document and is described in detail in the next section. The compiler first performs a number of tasks that prepare the program graph for loop synthesis.

2.1.1. Function Inlining
Since SA-C does not support pointers or recursion, every function in SA-C can be inlined. Inlining a function ensures that the context within which a function is called is exposed. This makes a difference during code partitioning, as a particular function can be called either from within a loop or from outside a loop, and this will determine whether the particular function will be mapped to the RC Array or to the Tiny RISC processor.

2.1.2. Transformation to Context Codes
The loops in the SA-C program are mapped onto the RC Array for execution. Hence, as a requirement, every simple node within a loop must have a one-to-one correspondence to an RC Array Context code.

Most of the operations within a loop will usually correspond directly to an RC Array context code. However, at times, the operation is implicit and may be associated with a group of graph nodes. During the optimization phase, the compiler essentially performs a pattern-matching pass to find such candidate groups of nodes that can represent a single RC Array context code, and transforms such nodes.

On the other hand, there may be certain nodes that do not directly correspond to any of the RC Array context codes. For examples, there are no context codes that correspond to MAX, MIN or...
SQRT. These operations can, however, be represented as a sequence of context codes that have the same effect. In such cases, the operation execution latencies of these nodes are updated to reflect the time required to execute this sequence of contexts. Ordinarily, for all other operations that directly correspond to an RC Array context code, the execution latency of the operation is 1 clock cycle.

An interesting operation to implement is SQRT. The compiler uses the Friden Algorithm [30] to implement square root functionality. It assumes that all numbers in the applications that execute on Morphosys are 8-bit numbers. Given this, the Friden Algorithm computes in constant time. This algorithm has been converted to a sequence of RC Array context codes to compute the square root of any 8-bit number. The execution latency of the algorithm is 50 clock cycles: this may seem large, but it can easily be amortized over multiple computations (remember that the RC Array functions as per the SIMD computation model).

Fig. 2.2: Flow of Compilation
2.1.3 Conventional Compiler Optimizations
Apart from the optimizations mentioned above, the compiler also performs certain conventional optimizations. Note that these optimizations are again directed at the code within loops.

- Conversion of Multiplications and Divisions to Shifts
- Common Sub-expression elimination
- Constant Folding and Constant Propagation
- Dead Code Elimination

2.2 Hierarchical Data Flow Graph
The Hierarchical Data flow graphs (HDFG) are used as intermediate representations in the compiler. These graph representations are similar in structure to the data dependence control flow (DDCF) graphs [9] with certain differences that reflect the nature of the Morphosys architecture. It is a convenient representation for performing compiler optimizations and for analysis in the mapping process.

An HDFG is an acyclic, directed, data flow graph, where some nodes can have sub-graphs within them. This hierarchical property preserves the program semantics. Fig. 2.3(a) shows an example of a SA-C program that computes the following function:

\[ R[x][y] = \sum_{a=x}^{x+2} \sum_{b=y}^{y+2} A[a][b] \]

(a) The SA-C source code
(b) equivalent C code
(c) equivalent HDFG representation for a program that performs the following function.
Fig. 2.3(b) shows the equivalent C program and Fig. 2.3(c) shows the equivalent HDFG representation. The SA-C program has 2 loops. The outer loop contains a window generator that produces 3x3 windows from the source image, $A$. The inner loop contains an element generator, which produces scalar values from the generated window. Its loop collector is a ReductionCollector that performs a summation. Essentially, the inner loop computes the sum total of each window generated. The outer loop creates an array whose elements are the summation values produced from the inner loop. Hence, the outer loop contains a ConstructArrayCollector.

### 3. Hierarchical Loop Synthesis

The objective of this phase is to analyze each loop, perform optimizations, and generate a complete, efficient execution schedule that specifies the temporal ordering of each operation, where on the RC Array each of the operations will execute, and which results are written to which registers within the RC Array. The RC Array provides extensive support for the SIMD computation model. Hence, the goal of the compiler is to exploit the benefits of the RC Array by scheduling the loop code for execution on the Morphosys architecture, while adhering to its computational model.

In general, the RC Array can be visualized as an array of programmable computing elements. Hence, in the trivial case, a data flow graph can be mapped to the RC Array using traditional architectural synthesis techniques. However, the number of computing elements is limited and the computation model is not as flexible as a general programmable logic array. Also, it is important to be aware of the structure and the restrictions of the source language in which the application is expressed – this will really govern the kind of programs the compiler has to deal with. Hence, a framework is designed, based on the characteristics of the language as well as of the RC Array, to automatically map the loops for execution on the RC Array.

#### 3.1 Hierarchical Approach

All code in the SA-C program is statically scheduled for execution by the compiler. The compiler adopts a hierarchical approach to solve the problem of mapping SA-C loops. Loops are synthesized based on their relative position in the loop hierarchy, with the innermost loop defined to be at the bottom of the loop hierarchy. The compiler’s approach is to synthesize the inner most loop, and then progressively move up the loop hierarchy until the outermost loop is synthesized. The compiler framework defines different execution models based on the loop’s generator. This section examines different loop generators and describes the strategy used in synthesizing their loops.

#### 3.2 Problem Analysis

In general, the problem of mapping loops to the RC Array is treated as a generic architectural synthesis problem, which is concerned with mapping algorithms to hardware. Hence, given the SA-C program, the compiler determines which operations will be executed on which resources and in which execution cycle. In this context, a resource is defined to be one row (or column) of the RC Array. This is due to the SIMD nature of the RC Array – in a particular clock cycle, all
the cells in a particular row (or column) shall perform the same operation. Hence, there is a total of 8 resources (8 rows) that is available in any given clock cycle. The objective of the compiler scheduling is to maximize the resource usage in every clock cycle. Hence, loops are always unrolled when executing on the RC Array so that multiple iterations are executing in any given clock cycles.

Each node (or operation) within the loop is marked with its execution latency times and resource requirements. For the loop body of an innermost loop, these numbers are pre-defined. Once an inner loop is synthesized, these numbers for the loop itself can be recursively inferred.

### 3.3 Loops with Element Generators

Loops with element generators are generally the innermost loop of any loop hierarchy. Its loop body is a function of a particular element of the source array. Currently, it is assumed that there are no data dependencies between iterations\(^1\). The loop is unrolled in both the horizontal and vertical direction so as to process 64 loop iterations in a single RC Array iteration. Execution of every loop iteration is performed on a single RC Array cell. Hence, the resource-binding problem is trivial and is obviated.

#### 3.3.1. Operation Scheduling

The operation-scheduling problem reduces to scheduling a data flow graph onto a single, sequential processor. There is only one constraint that needs to be considered in scheduling these loops. Certain operations within the loop may be data fetch operations, whose source data inputs reside in the Frame Buffer. As per the Morphosys architecture, only one row (or column) can perform a data fetch operation in a given cycle. Alternately, only 8 elements can be fetched from the Frame Buffer in any given cycle. To accommodate this constraint, such operations are identified, and their operation latency numbers are tweaked to eight times their actual latencies. Finally, the compiler uses the ASAP (“As Soon As Possible”) scheduling algorithm to schedule operations. This algorithm schedules operations as soon as their source data inputs are available. The details are described in [31].

#### 3.3.2. Register Allocation

A greedy register allocation strategy is used which keeps track of the free registers, and allocates registers to intermediate results of operations, as and when required. Register spills are handled by writing the values to the Frame Buffer.

### 3.4 Loops with Window Generators

Perhaps the most important part of the SA-C language is its window generators, which are useful in expressing a number of common image processing applications in an elegant way. This kind of a loop allows a window to “slide” over the source array producing sub-arrays of the same rank (dimensions) as the source array.

\(^1\) When there are data dependencies between iterations, one could rather use other SA-C loops (like window-generating loops), or loop operations (like summation). Hence, this is not a serious limitation.
Fig. 3.1 shows a snapshot of a windowing loop from the example in Fig. 2.4. The loop generates a 3x3 window in each iteration of the loop. Hence, every 3x3 window in the loop is the input data for a separate iteration. The inner loop body transforms this window into a single pixel (corresponding to the sum total of elements in the iteration’s window) in the resultant image.

In spite of the SIMD computational model of the RC Array, all the iteration windows present in the RC Array cannot be computed concurrently. This is because some of the elements are part of multiple iteration windows. For example, element A13 is a member of 3 iteration windows – A11, A12 and A13. However, execution of windows A11 and A14 can be performed concurrently. Similarly, windows A12 and A15 can also be executed concurrently.

Hence, non-overlapping windows can be computed in parallel. Specifically, all windows that are separated by whole multiples of the window size are computed concurrently. Hence, iteration windows corresponding to elements A11, A14, A41, and A44 are computed concurrently. Then, iteration windows corresponding to elements A12, A15, A42, and A45 are computed concurrently, and so on. There are a total of 36 iteration windows in the RC Array, and sets of 4 iterations can be executed concurrently. After all the 36 iterations are completed, the next chunk of 64 elements is brought into the RC Array.

This framework can be generalized for any loop generating windows of size MxN. The RC Array processes (8-M+1) iterations in the horizontal dimension and (8-N+1) iterations in the vertical dimension, for a total of [(8-N+1) x (8-M+1)] iterations between successive data fetches. The following sections describe how this strip-mined version of the loop is synthesized. The compiler assumes that all window generators produce windows that are smaller than or equal to an 8x8 window in size. Since most standard image-processing applications work within this constraint, this is a reasonable assumption to make.

3.4.1. Windowing Loop Optimizations
Fig. 3.2 shows a simple program that computes the resultant array, R, for any two given arrays, A and B. The program can be summarized by the following function:
\[
R[x][y] = \sum_{a=x}^{x+2} \sum_{b=y}^{y+2} (A[a][b] \times B[a][b])
\]

The windows generated in two separate iterations of this loop have some common sub-expressions. Fig. 3.3 shows the pictorial view of two iterations of this loop. The computations “A_{12} \times B_{12}” and “A_{13} \times B_{13}” are performed in both iterations and are common sub-expressions.

In general, whenever a particular element of the source array appears in multiple windows generated, there could potentially be common sub-expressions. In order to eliminate these common sub-expressions, the windowing loop must be unrolled so as to expose all dependencies across iterations.

\textbf{Figure 3.3: Common Sub-expressions}

\[
\text{Int8[:, :]} \ R = \begin{cases} \text{Int8 asum =} \ \\ \text{For a in wa do b in wb} \ \\ \text{return (sum(a * b))} \ \\ \text{return (array(asum))} \end{cases}
\]

\textbf{Fig 3.2: Windowing Loop example}
(a) SA-C code
(b) C code

The number of iterations of the windowing loop
that need to be unrolled is equivalent to the number of overlapping iterations. For a loop generating an MxN window with steps of $sh$ and $sv$ in the horizontal and vertical dimensions respectively, the number of overlapping iterations, $NI$, is given by:

$$NI = \text{ceil}(N/sh) \times \text{ceil}(M/sv)$$

Where $\text{ceil}(n)$ returns the largest integer lesser than or equal to $n$.

However, for window sizes greater than 4 in either direction, it is not possible to fetch all the data corresponding to $NI$ windows into the RC Array. Consider a window size of 5x5. The first window in each row corresponds to column 1, and the last window will begin on column 5 and end in column 9. Hence, this requires a total of 9x9 elements, whereas the total size of the RC Array is 8x8. For such windows, there will be a total of $(8-N+1)$ iterations that need to be analyzed. However, if the source array (of size IX * IY, say) is smaller than the RC Array itself, then the number of windows is equivalent to $(IY-N+1)$. Hence, the number of iterations, $NI$, is modified as follows:

$$X = \text{MIN}(IX, 8)$$

$$Y = \text{MIN}(IY, 8)$$

$$H = \text{ceil}([\text{MIN}(N, Y - N + 1)]/sh]$$

$$V = \text{ceil}([\text{MIN}(M, X - M + 1)]/sv]$$

$$NI = H \times V$$

The compiler analyzes these $NI$ iteration windows and eliminates all redundant sub-expressions. This gives rise to dead code, which is eliminated as well. (Both of these algorithms are described in [31]). At the end of this optimization pass, there will be $NI$ distinct data flow graphs corresponding to each iteration. However, there may be some cross-edges between these data flow graphs that represent the re-use of computation. These edges are synthesized into registers during the register allocation phase.

This optimization pass only unrolls an element-generating loop that may be embedded within it. If another windowing loop is embedded within this windowing loop, then the inner loop is not unrolled, and is treated as a compound node and is not considered as a candidate node during this optimization pass. This is because analyzing a windowing loop in this manner produces iterations of the order $O(n^2)$. A windowing loop that encloses another windowing loop will have to analyze $O(n^2)$ iterations, where each iteration is an iteration of the windowing loop and contains another $O(n^2)$ iterations. Hence, opening inner window-generating loops in this manner would result in exponential growth.

### 3.4.2. Loop Synthesis

Once the optimizations specified in the previous section are performed, each windowing loop will be associated with $NI$ different loop iterations. These iterations may be different because of redundant computations that may be eliminated. To synthesize the inner loop of the windowing loop, each of these iterations must be separately synthesized. Hence, the synthesis techniques discussed in the following sections will be applied to each of the $NI$ iterations. These iterations are never executed concurrently. Hence, the final schedule would just be a linear ordering of each iteration’s schedule.

#### 3.4.2.1 Inference of Operation Latencies and Resource Requirements

Before using the synthesis techniques mentioned in this section, it is necessary to assign operation latencies and resource requirements to each node (operation) within the loop. All
simple nodes will already have been assigned pre-determined latencies and resource requirements.

The top-most loop in the loop hierarchy is always assigned a resource requirement of 8 – this will ensure that the loop will attempt to fully use all the resources available in the RC Array. A windowing loop can have an element-generating loop and/or another windowing loop embedded within it. The resource requirement for an inner loop is defined to be “the vertical dimension of the window generated by its parent loop”. This will ensure that the inner loops will attempt to fully utilize the data exposed by the outer loop. Figure 3.4 shows an example program (a), and its HDFG representation (b). Each loop in the HDFG is annotated with its resource-requirement (RR) assignment.

### 3.4.2.2 Operation Scheduling

The operation-scheduling problem for a windowing loop is defined as finding a schedule that executes in minimum time under two constraints: the availability of resources and the RC Array execution mode. There are two modes of execution on the RC Array – row mode and column mode. In any given clock cycle, only one of these can be active. However, a node could be scheduled to execute over both modes through multiple clock cycles. Concurrent operations must all execute in the same modes throughout each operation’s lifetime.

The operation scheduling algorithm itself is known to be NP-complete, and usually heuristic algorithms are used. One popular heuristic is the List Scheduling algorithm. The compiler uses an

```c
Int8[:, :, ] R =
For window win[5, 5] in Image {
    Int8 res =
    For window w[3, 3] in win {
        Int8 x =
        For elem in w
            Return (sum(elem));
        } return (sum(x));
    } return (array(res));
```

![HDFG Diagram](image)

**Fig. 3.4**: Resource Allocation: for Loop Hierarchies is based on the vertical dimension of the window generated by the parent loop (is 8 for outer-most loops. Example of: (a) SA-C program, and (b) its equivalent HDFG representation.)
extension of this algorithm that attempts to schedule nodes on the critical path as early as possible. A node is scheduled only when there are sufficient resources available and when the node’s execution mode does not conflict with the execution mode of the schedule generated thus far. The algorithm is described in [31].

The schedules thus generated (for each of the $NI$ iterations) are then linearly ordered to complete the execution of all the iterations that are present in the RC Array. Each set of data fetched into the RC Array is subjected to these execution schedules. For a windowing loop generating $MxN$ windows, the total execution time, $T$, of the loop over an image of size, $[h, w]$, is given by:

$$ T = D \times \sum_{i=1}^{NI} k_i $$

where $k_i$ = Latency of the $i^{th}$ iteration’s schedule.

$$ S = \text{Size of the source image in any dimension} $$
$$ Dt = \text{Distance between first element of two successive data fetches} $$
$$ NW = \text{Number of windows in that dimension} $$
$$ st = \text{Window step in that dimension} $$

$$ NW = \text{ceil}[(X – W + 1)/st] $$

$$ X = \text{MIN}(Wp, 8) $$
$$ W = \text{window size in that dimension} $$
$$ Wp = \text{source image size in that dimension (= 8 if outermost loop)} $$

### 3.4.2.3 Resource Allocation and Binding

The RC Array is divided into four quadrants each of size 4x4. A given RC cell can directly access only the cells in the same row and column as itself, and in the same quadrant as itself. In Fig. 3.5, for example, cell $R_{22}$ can directly access (in the same clock cycle) cells $R_{12}$, $R_{32}$, and $R_{42}$ in the vertical dimension, and cells $R_{21}$, $R_{23}$, and $R_{24}$ in the horizontal dimension. Accessing any other cell would incur a communication penalty.

![Fig 3.5: RC Array Connectivity](image)
The objective of resource allocation is to minimize these communication latencies. To solve this problem, a special graph is created, where the nodes are operations and edges between nodes indicate “affinity to sharing a resource” between the two nodes. These edges, called \textit{shareable} edges, are added as follows:

- Operation-pairs scheduled to execute concurrently don’t share any edge.
- All other operation-pairs (that are not scheduled for concurrent execution) share an edge.
- Two nodes that have a direct data-dependence (i.e. an edge in the data flow graph) are assigned a higher weight (say k) than all other nodes (default weight is 1). This is because the result of one operation is the input operand of the other. There will be no communication penalty if the two operations share the same resource. Hence, a weight on an edge gives more importance to it.

Another type of edge, called \textit{closeness} edges, is also added to the graph. These edges reflect the condition in which two nodes are assigned to different resources; however, these resources must be as close to each other as possible. Consider an operation, \textit{op}, which needs two operands that are produced as results of operations, \textit{op1} and \textit{op2}. Then, \textit{op1} and \textit{op2} must be scheduled as close to each other as possible in order to avoid the communication penalty. These edges are added as follows:

- If the operands of a node are produced by two different operations, then these two (source) operations will share a \textit{closeness} edge between them.
- The weight on this \textit{closeness} edge is accumulated if more \textit{closeness} edges are generated between the same two nodes.

The graph thus generated is subject to CLIQUE_PARTITIONING\(^2\). There are two different objectives that need to be satisfied during resource allocation: resource sharing (based on the \textit{shareable} edges) and assignment of resources close to each other (\textit{closeness} edges). To satisfy these seemingly orthogonal objectives, the compiler performs two levels of clique partitioning:

- Perform CLIQUE_PARTITIONING based on the \textit{shareable} edges. A cluster of nodes thus formed will indicate the nodes that should share a resource.
- Create a new graph by collapsing each clique into a single, unique node.
- Perform CLIQUE_PARTITIONING on this new graph based on the \textit{closeness} edges. Super-clusters now formed represent a group of nodes, which need to be assigned resources as close together as possible.

One of the components of the CLIQUE_PARTITIONING problem is to find the maximal clique in the graph (MAX_CLIQUE). This problem is known to be NP-complete. The compiler uses a heuristic to solve it – the clique containing the node with the maximum number of edges is assumed to be the best candidate for the maximal clique. These algorithms are presented in [31].

In the end, the graph is a set of “super-cliques”, where each node in the super-clique represents a clique from the first level of clique partitioning. When every clique in the super-clique has been assigned a resource, all the operations within that clique will share this resource. The compiler uses a heuristic in assigning resources to the cliques within a super-clique. It tries to keep the clique with largest “closeness requirements” (equal to the sum total of all weights on its \textit{closeness} edges) as close as possible to every other clique within its super-clique.

\(^2\) CLIQUE_PARTITIONING is a popular graph-partitioning algorithm. A \textit{clique} is defined as a fully connected sub-graph.
3.4.2.4 Register Allocation

Register Allocation strategy for windowing loops uses the same strategies as used by element-generating loops. However, after performing common sub-expression elimination, values (represented by cross-edges) may be forwarded to other iterations. Register allocation is performed in two phases. First, common computation results that are forwarded between iterations are allocated to registers. These registers will be required throughout the entire loop execution between data fetches. Then, registers are allocated to each (of the Ni) iterations. However, these registers are alive only during the particular iteration’s execution.

3.5 Data Pre-Fetching and Caching

One of the principal hindrances to achieving higher performance is the memory-CPU bandwidth. This factor has been taken into consideration in the design of the Morphosys architecture. The Frame Buffer in the architecture is designed to perform the function of a “streaming cache”. It consists of two sets, each of which in turn is made up two banks. The DMA controller sets up direct data transfers between the main memory and the Frame Buffer.

The design of the Frame Buffer is such that its two sets can be independently accessed at the same time. Hence, while data is being loaded into one set, the RC Array can fetch data from the other set. Thus, computation can be overlapped with data transfers, thereby reducing the memory latency.

To implement this kind of strategy, the compiler analyzes the concerned kernel’s rate of data consumption (implying data loading), its rate of data production (implying data storing), and its execution latency, and inserts data pre-fetch instructions in appropriate places in order to reduce the memory latency.

Consider a kernel with Ni streaming inputs, and No streaming outputs. Assume that the compiler-generated schedule for the kernel has an overall execution latency of $T$ cycles. Further, assume that this kernel consumes a data slab of size $M \times N$ and produces output slabs of sizes $P_1$, $P_2$, ..., $P_o$ for each of the $No$ outputs. Memory latency for a typical execution cycle\(^3\) is made up of the time to fetch data for the next execution cycle and the time to write back the results of the previous execution cycle. Hence, the total execution time for an execution cycle is given by:

$$\text{Actual Execution Time, } T_{\text{actual}} = \text{MAX}(T, T_{\text{mem}(Ni \times (M * N) + \Sigma P}))$$

where $T_{\text{mem}(X)}$ is the memory latency for fetching $X$ data elements.

The compiler computes these latencies and inserts the data-fetch instructions in the execution cycle prior to the one that needs them, and write-back instructions in the execution cycle following the one that produces them.

The delay due to memory latency exists only if the $T_{\text{mem}}$ component of the $\text{MAX}$ function is bigger than $T$. An interesting observation is that the memory latency does not depend directly on the size of the Frame Buffer. The Frame buffer need only be big enough to house all input data required in and output data produced by an execution cycle (which is easily satisfied for most benchmarks). This implies that for the execution of a single kernel, the speed of data transfer,

\(^3\) A cycle in this context does not refer to the clock cycle. It refers to an “execution cycle” during which the kernel performs all its computations on the given input data slab. It can be thought of as an equivalent of one (or more) loop iterations.
and not the size of the cache buffers, is the principal bottleneck. However, [32] discusses an exploration algorithm that analyzes many such kernels, and based on their execution latencies, and data consumption and production rates, determines a schedule for kernel execution as well as for data transfer. In this context, a particular data structure (element) may be accessed multiple times by multiple kernels. Hence, the algorithm examines the trade-offs between executing multiple kernels using the same set of data, and running each kernel to completion, one at a time. In the former case, once a data set is loaded, it satisfies all its consumers (kernels). However, each kernel’s configuration code may have to be loaded multiple times. In the latter case, each kernel’s configuration code needs to be loaded only once, but data sets may need to be re-loaded. In this context, the size of the pre-fetch cache will make a significant difference.

4. Performance Measurements

This section discusses the performance measurements of applications compiled for the Morphosys architecture. In addition, it also evaluates the efficiency and benefits of the loop optimizations that are performed by the compiler. It first describes the framework and methodology used to evaluate the performance of the compiler; then, the representative applications that have been used for the purpose of measurement are described; and finally, the results are presented.

4.1 Experimental Framework

The approach used to test the efficiency of the compiler is to examine the performance of the instruction schedules generated by the compiler for certain sample applications written in SA-C. These applications are also executed separately, using the same test data, under Windows 2000 on an 800 MHz Pentium III platform. For this purpose, the applications are written in native C code and are compiled using the VC++ 6.0 compiler with the highest level of optimization turned on. Then, the resulting binary is executed repeatedly (for a million iterations) on the Pentium platform. We ensure that this is the only application active during the kernel’s execution. We time the execution run, and divide it by the number of iterations to obtain the execution time for the given kernel. While it is true that the operating system could influence the total execution time, we believe that the large number of execution runs can offset this error. The results of the two execution times are compared and contrasted. The section also presents comparison between optimized and unoptimized schedules to examine the usefulness of the compiler loop optimizations.

4.2 The Applications

The test applications used for the purpose of performance evaluation represent important application kernels from the image-processing domain. These applications are chosen to describe a variety of behaviors, differing both in the type of loops they contain and in the kind of inner loop computations that need to be performed.

4.2.1. Wavelet Compression

Wavelets are commonly used for multi-scale analysis in computer vision, as well as for image compression. Honeywell has defined a set of benchmarks for reconfigurable computing systems, including a wavelet-based image compression algorithm. The wavelet program has been
translated into SA-C and generalized to operate on any size image. The algorithm works on 5x5 windows of the source image.

4.2.2. Prewitt Edge Detection
This is an edge detection program that calculates the square root of the sum of the squares of responses to horizontal and vertical Prewitt edge masks. Since this same task can be performed using the Intel Image Processing Library (IPL), the results can be compared with that of a hand-optimized Pentium program.

The Prewitt edge detection masks are one of the oldest and best understood methods of detecting edges in images. Basically, there are two masks, one for detecting image derivatives in X and one for detecting image derivatives in Y. To find edges, a user convolves an image with both masks, producing two derivative images (dx & dy). The strength of the edge at any given image location is then the square root of the sum of the squares of these two derivatives. (The orientation of the edge is the arc tangent of dy/dx.). This particular implementation of the algorithm works on 3x3 windows using 3x3 horizontal and vertical masks.

4.2.3. Motion Estimation for MPEG
Motion estimation helps to identify redundancy between frames in an MPEG video stream. The most popular technique for motion estimation is the block-matching algorithm [33]. This algorithm is one of the kernels in the MPEG-4 compression algorithms.

4.2.4. 2D Convolution
This is a common application used in digital signal processing. It computes the linear convolution of every 3x3 window in the source image with a 3x3 kernel size. This algorithm is a part of the Intel Image Processing Library (IPL) as well as the Vector, Signal and Image Processing Library (VSIPL). (The VSIPL forum is a volunteer organization made up of industry, government, users, and academia representatives who are working to define an industry standard API for vector, signal, and image processing primitives for embedded real-time signal processing systems).

4.3 Results
All applications were executed using 8-bit 512x512 source image(s). The Morphosys processor runs at a clock frequency of 200 MHz. Figure 4.1 compares the compiled codes running on Morphosys with execution on the Pentium platforms. The execution time is specified in seconds.

In order to understand why Morphosys out-performs Pentium every time, let us consider the profile of these benchmarks. All the benchmarks discussed here are streaming applications – they read regular, predictable chunks of data from memory, perform certain operations on this data, and write-back another regular chunk to a predictable memory location. This represents one iteration of the kernel loop. In order to maximize performance, we must ensure two things - timely availability of data to the kernel, and maximal usage of computational resources (RC Array) to reduce the kernel execution latency. We will address both these factors in turn.

Timely availability of data is ensured through data prefetching. The Morphosys architecture is tailored to accelerate the throughput of streaming multimedia applications. The architecture supports Direct Memory Access (DMA), which ensures that data can be streamed through the RC Array at a steady rate. Once the TinyRisc instruction to fetch (write-back) a data stream is issued, the latency of the data transfer is completely deterministic. Moreover, with the absence of
pointers in the SA-C language, the details of all memory accesses are known at compile-time. Hence, there are no variable latency operations, and the compiler uses this knowledge to perform a combination of latency estimation, data prefetching and instruction scheduling, to ensure that data is always available just before it is required. In contrast, the Pentium processor is not aware of the profile of these benchmarks, and has to access memory through a cache hierarchy, resulting in non-deterministic, variable access latency.

The hybrid SIMD/MIMD execution model of Morphosys can, essentially, be perceived as an 8-wide processor with an 8-stage pipeline. The compiler schedules the operations within each kernel such that processor bandwidth is best utilized. The objective of the compiler is to keep every RC cell in the RC Array in busy every cycle. As long this can be achieved, the computational bandwidth of the RC Array will exceed that of a Pentium processor. In contrast, the Pentium III processor is restricted to a 4-wide issue pipeline.

![Runtime Performance Comparison](image)

**Figure 4.1:** Runtime Performance Comparison

*Convolution* and *Motion Estimation* are tiny kernels, and their execution latencies are smaller than the data transfer latencies. Hence, the compiler is unable to completely hide the data transfer latency by prefetching, and the execution stalls most of the time waiting for data. Consequently, the performance of these kernels on Morphosys is comparable to that on Pentium. However, *Prewitt* and *Wavelet* are relatively large kernels\(^4\). Hence, the RC Array rarely stalls, and the execution latency of benchmarks correspond closely to the available data parallelism.

Fig 4.2 shows the effect of performing loop optimizations (the execution time is specified as number of clock cycles). The only application that does not benefit is the *Motion Estimation* kernel. This is because the application works on an element-generating loop, and the iterations of

---

\(^4\) Prewitt, in fact, has a square root operation. This results in a big execution latency for the kernel.
element-generating loops are all independent of each other. Hence, there is no opportunity to perform any of the inner loop optimizations.

![Graph showing execution times for different operations](image)

**Fig 4.2: Evaluation of Loop Optimizations**

### 5. Conclusions and Future Directions

#### 5.1 Conclusions

This paper presents a methodology and framework that enables the efficient compilation of applications written in a high-level language to a reconfigurable computing architecture. In particular, the compiler aims at extracting the data parallelism at both coarse- and fine-grained levels in a given application, and producing an instruction schedule that explicitly reflects a SIMD computational model. It describes how an image-processing application written in SA-C is partitioned and how it can be executed on the Morphosys architecture. In doing so, it describes how data parallel semantics of the program are identified, analyzed and mapped for execution on the RC Array of the Morphosys architecture.

It describes the synthesis approach of the mapping process, which performs operation scheduling, resource binding and register allocation, in order to produce an execution schedule. In the process, a number of algorithms that need to be used in the mapping process are proposed. Also, different compiler optimizations are proposed that could potentially improve the execution time of applications on the target platform. It also discusses the data transfer and caching issues that could greatly alleviate memory latencies.
The performance results presented in the previous section show that the compiler-generated schedule can achieve an average speedup of up to 6x for the tested benchmarks. Also, it shows that the loop optimizations performed by the compiler could potentially produce significant improvements in the execution times.

5.2 Future Work

The work presented here is a first step in the direction of automatic compilation for the Morphosys platform. It presents an approach to efficiently analyzing the computation-intensive kernels in image-processing applications, and mapping them onto the RC Array of the platform. There are, however, a number of other issues that could be addressed as the next steps in improving this process:

- **Inter-kernel Analysis:** The current model is designed to analyze a single computational kernel in a given image-processing application, and then map it to the Morphosys architecture for near-optimal execution. A standard image processing application like Automatic Target Recognition (ATR), for example, may have a number of different kernels, which may interact with one another. Issues like maximizing data re-use, and minimizing reconfiguration time are critical to an optimal execution schedule. Some research efforts [32,34,18] have already looked into this, but special analysis is required in the context of the Morphosys architecture. Hence, a future step would be to incorporate these issues into the current compiler model.

- ** Exploration:** The current compilation model to map loops is to fit as many loop iterations in the RC Array as possible. This is done by unrolling and stripmining the loop iterations as much as necessary. However, it may sometimes be beneficial to restrict this unrolling, so that other operations within the loop body could be performed concurrently. The compiler has to decide the optimal unrolling/stripmining factor that might produce the best schedule in terms of execution times. For this purpose, the compiler may have to produce a number of different schedules and compare their execution times.

- **Pipelining:** In the current model, the compiler adopts a bottom-up approach to synthesize the different nodes within a loop. In the process, compound nodes are created that are annotated with execution times and resource requirements. When scheduling these nodes, the compiler devotes to them all the resources needed for the entire duration of its execution latency. However, a node may not need all of these resources for the entire duration of the operation. As a next step, the compiler could analyze such situations, and pipeline them to optimally use all the resources.

- **Extending the Compilable domain:** Currently, only a restricted subset of the whole SA-C language can be mapped to the Morphosys architecture. A number of reduction operators, loop generators and language semantics have not been analyzed. The main reason for this is that currently only the most essential features that need to be mapped onto the RC Array have been analyzed. Moreover, some of the language features cannot be directly mapped to the Morphosys architecture as yet. For example, the SA-C language supports variable bit-width precision, and extracting a column slice or a plane from an array. Currently, these features cannot be implemented on the Morphosys architecture.
References


29


